

M50199P

DIGITAL DELAY

DESCRIPTION

The M50199P is a digital delay IC fabricated with silicon-gate CMOS technology.

The M50199 converts an input analog signal to a digital signal and writes to a memory IC. After a delay it reads out the digital signal from the memory IC and then converts to an analog signal again.

Lower noise and distortion delay signal is obtained by M50199P than by BBD. An A-D, D-A converter block formed of ADM (Adaptive Delta Modulation) circuit can produce a low cost delay system.

FEATURES

- Low noise (-90dBV typ)
- Low distortion (0.5% typ)
- 3 mode delay time (15, 23, 30msec)


APPLICATION

AV surround, Electronic instrument


RECOMMENDED OPERATING CONDITIONS

- Supply voltage range.....4.0~5.5V
- Rated supply voltage.....5V

PIN CONFIGURATION (TOP VIEW)



BLOCK DIAGRAM




Unit Resistance : Ω

IN FUNCTIONS

Function	Symbol	Function outline
Reference voltage generator	REF	Generates reference voltage of analog circuit (1/2Vcc)
Low pass filter	LPF1, LPF2	Cuts unnecessary high frequency noise
Adaptive delta modulator	OP1, CC1	Converts analog signal to digital signal
Adaptive delta demodulator	OP2, CC2	Converts digital signal to analog signal
Forecast circuit		Makes the ADM operate best suited then improves S/N ratio and distortion
Clock generator circuit		Generates master clock typical frequency fck = 3.27MHz
Change to delay time switch		Delay time 3modes can be selected (SHORT = 15 msec, MIDD = 23msec, LONG = 30 msec)
Switch	S	Turns on at SHORT, MIDD mode
Main control logic		Controls ADM circuits, delay time and memory IC
Read/write control		Controls read or write to memory IC
Row column address encoder		Selects address of the memory IC
Output buffer		Drives memory IC
Address output buffer		

I/O INTERFACE



- CMOS BUFFER
- CMOS BUFFER
- Pch MOS Tr
- Nch MOS Tr

Units Resistance : Ω
Current : A

Note : Shows typical values

PIN DESCRIPTION

No.	Name	Symbol	Function	Typical output DC voltage
①	ADDRESS 6 OUTPUT	A6	Connects to A6 (Address input 6) terminal of memory IC	5V _{P-o}
②	MEMORY DATA INPUT	MD1	Connects to Q (Data input) terminal of memory IC	-
③	COLUMN ADDRESS STROBE OUTPUT	CAS	Connects to CAS (Column Address Strobe input) terminal of memory IC	5V _{P-o}
④	RESET INPUT	RESET	Reset at the Low level	-
⑤	DATA OUTPUT	D0	Connects to D (Data input) terminal of memory IC	5V _{P-o}
⑥	WRITE CONTROL OUTPUT	W	Connects to W (Write control input) terminal of memory IC	
⑦	ROW ADDRESS STROBE OUTPUT	RAS	Connects to RAS (Row Address Strobe input) terminal of memory IC	
⑧	ADDRESS 0 OUTPUT	A0	Connects to A0 terminal of memory IC	
⑨	ADDRESS 2 OUTPUT	A2	Connects to A2 terminal of memory IC	
⑩	ADDRESS 1 OUTPUT	A1	Connects to A1 terminal of memory IC	
⑪	ADDRESS 7 OUTPUT	A7	Connects to A7 terminal of memory IC	
⑫	ADDRESS 5 OUTPUT	A5	Connects to A5 terminal of memory IC	
⑬	ADDRESS 4 OUTPUT	A4	Connects to A4 terminal of memory IC	
⑭	ADDRESS 3 OUTPUT	A3	Connects to A3 terminal of memory IC	
⑮	DIGITAL GND	D - GND	Connects to analog GND at one point	0V
⑯	CURRENT CONTROL 1	CC1		0.7V
⑰	CURRENT CONTROL 2	CC2		Quiescent
⑱	SHORT	SHORT	Delay time T _d = 15msec, output current for indicator I _o = 5mA typ	5V(S) 0V(M, L)
⑲	COMPARATOR DATA INPUT	CD1	Connects to comparator output	-
⑳	MIDDLE	MIDD	Delay time T _d = 23 msec, output current for indicator I _o = 5mA typ	5V(M) 0V(S, L)
㉑	LONG	LONG	Delay time T _d = 30 msec, output current for indicator I _o = 5mA typ	5V(L) 0V(S, M)
㉒	OSC OUTPUT	OSC OUT	Connects to 3.27MHz ceramic filter	5V _{P-o}
㉓	OSC INPUT	OSC IN	Connects to 3.27MHz ceramic filter or inputs external clock	-
㉔	REFERENCE	REF	≈ 1/2V _{cc}	2.5V
㉕	OP AMP 1 INPUT	OP1 IN	Forms integrator with external C	2.5V
㉖	OP AMP 1 OUTPUT	OP1 OUT		2.5V
㉗	LOW PASS FILTER 1 OUTPUT	LPF1OUT	Forms second order low pass filter with external C,R	2.5V
㉘	LOW PASS FILTER1 INPUT	LPF 1IN		2.5V
㉙	ANALOG GND	A - GND		0V
㉚	OP AMP 2 INPUT	OP2 IN	Forms integrator with external C	2.5V
㉛	OP AMP 2 OUTPUT	OP2 OUT		2.5V
㉜	N. C.	NC		-
㉝	LOW PASS FILTER2 INPUT	LPF2 IN	Forms second order low pass filter with external C,R	2.5V
㉞	LOW PASS FILTER 2 OUTPUT1	LPF2 OUT1		2.5V
㉟	LOW PASS FILTER 2 OUTPUT2	LPF2 OUT2		2.5V
㊱	V _{cc}	V _{cc}	Supply voltage 4~5.5V (5V typ)	-

M50199P

DIGITAL DELAY

ABSOLUTE MAXIMUM RATINGS (Ta = 25°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Supply voltage		7	V
I _{cc}	Circuit current		70	mA
P _d	Power dissipation		1100	mW
T _{opr}	Operating temperature		-20~+75	°C
T _{stg}	Storage temperature		-40~+125	°C

RECOMMENDED OPERATING CONDITIONS


Symbol	Parameter	Conditions	Limits			Unit
			Min	Typ	Max	
V _{cc}	Supply voltage		4	5	5.5	V
f _{ck}	Clock frequency			3.27	4.5	MHz
V _{IH}	High input voltage	MD1, Reset, CD1, SHORT, MIDD, LONG	V _{cc} × 0.8	V _{cc}	V _{cc}	V
V _{IL}	Low input voltage	MD1, Reset, CD1	0	0	V _{cc} × 0.2	V
CM	Load capacitance	A0~A7, RAS, CAS, DO, W			10	pF

ELECTRICAL CHARACTERISTICS (Ta = 25°C, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I _{cco}	Circuit Current	Quiescent	8	15	25	mA
G _{vs}	Voltage gain	SHORT	-4.1	-2.6	-1.1	dB
G _{vm}		MIDD	-4.1	-2.6	-1.1	dB
G _{vl}		LONG	-4.1	-2.6	-1.1	dB
T _{ds}	Delay time	SHORT		15		ms
T _{dm}		MIDD		22.5		ms
T _{dl}		LONG		30		ms
V _{omax}	Maximum output voltage	SHORT	0.7	1.0		V _{rms}
		MIDD, LONG				
THD	Output distortion	SHORT V _o = 200mV _{rms}		0.6	1.5	%
No	Output noise voltage	SHORT		-91	-74	dBV
		MIDD, LONG	R _g = 50 Ω DIN-AUDIO		-90	
SVRR	Supply voltage rejection ratio	ΔV _{cc} = -20dBv, 100Hz		-40	-25	dB

TYPICAL CHARACTERISTICS


THERMAL DERATING
(MAXIMUM RATING)




CIRCUIT CURRENT VS. SUPPLY VOLTAGE




VOLTAGE GAIN VS. FREQUENCY




TOTAL HARMONIC DISTORTION VS. FREQUENCY








TOTAL HARMONIC DISTORTION VS. OUTPUT VOLTAGE




MAXIMUM OUTPUT VOLTAGE VS. LOAD RESISTANCE







APPLICATIONS EXAMPLE



CONVENTIONAL ANALOG DELAY




THE DELAY SYSTEM BY BBD



BBD

NEW TYPE DIGITAL DELAY



DIGITAL DELAY SYSTEM