

Silicon NPN Power Transistors

2SD350A

DESCRIPTION

- With TO-3 package
- High voltage ,high speed

APPLICATIONS

- For color TV horizontal deflection output applications

PINNING(see fig.2)

PIN	DESCRIPTION
1	Base
2	Emitter
3	Collector




Fig.1 simplified outline (TO-3) and symbol

Absolute maximum ratings(Ta=)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V_{CBO}	Collector-base voltage	Open emitter	1500	V
V_{CEO}	Collector-emitter voltage	Open base	700	V
V_{EBO}	Emitter-base voltage	Open collector	5	V
I_C	Collector current		5	A
I_{CM}	Collector current-peak		7	A
P_T	Total power dissipation	$T_C=90$	22	W
T_j	Junction temperature		150	
T_{stg}	Storage temperature		-55~150	

Silicon NPN Power Transistors

2SD350A

CHARACTERISTICS

T_j=25 unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{CEO(SUS)}	Collector-emitter sustaining voltage	I _C =0.1A; I _B =0	700			V
V _{(BR)EBO}	Emitter-base breakdown voltage	I _E =10mA; I _C =0	5			V
V _{CEsat}	Collector-emitter saturation voltage	I _C =4.5 A; I _B =2A			1.0	V
V _{BEsat}	Base-emitter saturation voltage	I _C =4.5 A; I _B =2A			1.3	V
I _{CBO}	Collector cut-off current	V _{CB} =800V; I _E =0			10	μA
h _{FE-1}	DC current gain	I _C =1A ; V _{CE} =5V	8			
h _{FE-2}	DC current gain	I _C =4A ; V _{CE} =10V	3			

固电半导体
INCHANGE SEMICONDUCTOR

PACKAGE OUTLINE

