



SANYO Semiconductors

DATA SHEET

**LA7330/7330M** — Monolithic Linear IC — **Chroma Signal Processor for VHS VTR Use**

**Overview**

The LA7330,7331N are small-sized, multifunctional ICs that contain VHS VTR chroma signal processing circuitry in shrink type DIP24S packages. Since the package is made so small as DIP24S and a minimum number of external parts is required, the LA7330,7331N occupy much less space on the board, thus facilitating VTR set design. The chroma section is made adjustment-free (except REC chroma level), thus streamlining VTR set manufacture. The LA7331N is opposite to the LA7330 in head switch pulse polarity. The LA7330M is a miniflat package version of the LA7330.

**Features**

- Designed for NTSC/PAL/MESECAM systems
- Adjustment-free chroma section (except REC chroma level)
- Small-sized package (DIP24S and MFP24S)
- Minimum number of external parts required
- LPF usable for REC/PB
- Multifunction

- 2f<sub>SC</sub> generator for CCD drive
- Function to select APC loop input signal passed/not passed through comb filter
- BGP output
- 3rd lock protector of VXO


**Maximum Ratings at Ta = 25°C**

Parameter	Symbol	Value	unit
Maximum Supply Voltage	V <sub>CC max</sub>	7.0	V
Allowable Power Dissipation	P <sub>d max</sub> (Ta ≤ 65°C)	LA7330,7331N: 850 LA7330M: 470	mW
Operating Temperature	T <sub>opg</sub>	-10 to +65	°C
Storage Temperature	T <sub>stg</sub>	-40 to +150	°C


**Operating Conditions at Ta = 25°C**

Parameter	Symbol	Value	unit
Recommended Supply Voltage	V <sub>CC</sub>	5.0	V
Operating Voltage Range	V <sub>CC op</sub>	4.8 to 5.2	V

Case Outline 3067-D24SIC (unit: mm)



Case Outline 3112-IC (unit: mm)



Specifications and information herein are subject to change without notice.

**SANYO Electric Co.,Ltd. Semiconductor Company**

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

LA7330,7330M,7331N

Operating Characteristics at T<sub>a</sub> = 25°C, V<sub>CC</sub> = 5.0V

			min	typ	max	unit
REC Current Dissipation	I <sub>CC</sub> (R)		49	62	75	mA
REC Output Level	V <sub>o</sub> (R)		75	110	145	mVp-p
REC,ACC Characteristic	ΔV <sub>o</sub> (R)	Input ±6dB	-0.5	±0.1	+0.5	dB
ACC Killer Input Level	V <sub>ACK</sub>		-25	-22	-19	dB
VXO Control Sensitivity	S <sub>VXO</sub>		3.1	4.6	6.9	Hz/mV
VXO Oscillation Level	V <sub>VXO</sub> (R)		0.77	1.01	1.19	Vp-p
Subconverter Output Level	V <sub>SUB</sub>		97	122	147	mVp-p
BGP Delay Time	t <sub>D</sub>			3.35		μs
BGP Width	t <sub>w</sub>			4.9		μs
REC,APC Pull-in Range	Δf <sub>APC</sub>		±350			Hz
REC,AFC Pull-in Range	Δf <sub>AFC</sub>		±1.0			kHz
VCO Control Sensitivity	S <sub>VCO</sub>		0.75	1.06	1.38	kHz/mV
PB Current Dissipation	I <sub>CC</sub> (P)		51	64	77	mA
PB Output Level	V <sub>o</sub> (P)		340	390	450	mVp-p
PB ACC Characteristic	ΔV <sub>o</sub> (P)	Input ±6dB	-0.5		+0.5	dB
PB Main Converter	CL (P)	5.06MHz component		-38	-33	dB
Carrier Leak						
PB XO Output Level	V <sub>xo</sub> (P)		540	680	840	mVp-p
PB XO Free-running Frequency	f <sub>XO</sub> (f)	Difference from 4433619Hz	-9	0	+9	Hz
2f <sub>SC</sub> Output Amplitude	V <sub>2f<sub>SC</sub></sub>		300	430	560	mVp-p
Burst Emphasis Amount	G <sub>BE</sub>	NTSC mode	5.5	6.0	6.5	dB
Burst De-emphasis Amount	G <sub>BD</sub>	NTSC mode	-5.8	-5.55	-5.3	dB
PAL/NTSC Select Voltage	V <sub>P/N</sub>		1.0	1.35	1.7	V
NTSC/SECAM Select Voltage	V <sub>N/S</sub>		3.2	3.55	3.9	V

LA7330 Mode Guide



MODE		NTSC	PAL	MESECAM
N/P/S control (pin①)		M (2~3V)	L (0~1V)	H (4~5V)
VCO frequency		320fH	321fH	321fH
VCO control	REC	AFC	AFC	AFC
	PB	APC	APC	
VXO control	REC	APC*1	APC*1	free run
	PB	free run	free run	
PB APC loop	SP	after COMB*2	before COMB	
	LP	after COMB	after COMB	
	EP			
APC killer, ID		○	○	OFF
4-phase shift (rotation)	1CH (LOW)	Leads 90° every hour.	STOP	STOP
	2CH (High)	Lags 90° every hour.	Lags 90° every hour.	
4-phase shift clock	REC	H.SYNC	H.SYNC	
	PB	DPLL	DPLL	
	①pin: ②	H.SYNC	H.SYNC	
Burst emphasis, de-emphasis	SP	○		
	LP			
	EP	○		
SLD mask (inhibit)	①pin: ③ ACC killer	Not masked	Not masked	
	Other than above	Masked during 19H period from SW pulse edge		

\* 1 Free-running at ACC killer mode (no signal, B&W, weak input)

\* 2 For 2-head use, it is desirable to select "before COMB". (Pin 21 control)



## LA7330,7331N Pin Description

Pin No.	Pin Name	I/O Configuration	DCV(typ.)	ACV(typ.)	Remarks
1	N/P/S CONTROL	PNP Tr. base input	PAL 0 to 1V NTSC 2 to 3V SECAM 4 to 5V		
2	ACC FILTER	Output 2k $\Omega$	REC 1.4V PB 1.7 to 2.0V		
3	REC CHROMA IN	Input 10k $\Omega$	3.2V	REC 70mVp-p PB 100mVp-p (burst level)	fsc BPF output is connected.
4	DC FEEDBACK FILTER	Current drive	2.5V		
5	BPF DRIVE	E.F. (sink current 1mA)	REC 1.6V PB 2.6V	REC 180mVp-p PB 400mVp-p (burst level)	REC: CHROMA + $\Delta$ Y PB: MAIN CONV.OUT
6	GND				
7	PB CHROMA IN	Input 10k $\Omega$	3.2V	200mVp-p (burst level)	PB pre-amp output passed through LPF is applied.
8	SLD OUT	Current drive	2.7V		If VCO OSC frequency deviates from a specified value, correction output is delivered.
9	REC CHROMA OUT R/P SW CNT	E.F. (sink current 0.4mA)	(Color 1.9V REC Killer 1.0V PB mode at 2.1V or more)	440mVp-p (burst level)	REC MAIN CONV.OUT
10	VCO FILTER	Current drive	2.7V		REC AFC filter PB APC filter
11	CONV. CARRIER IN	Input 1k $\Omega$	2.6V	120mVp-p	
12	KILLER FILTER	Current drive	Color 1.9V Killer 3.1V		Threshold: $V_{CC}/2$
13	SUB CONV. OUT	Output 1k $\Omega$	4.6V	250mVp-p	Low spurious interference due to operational type. No filter matching resistor required.
14	COMP SYNC IN/BGP OUT				
15	REC APC FILTER	Current drive	2.3V Special PB mode at 3.8V or more		
16	VCO TANK	Output 2k $\Omega$	5.0V	600mVp-p	

Continued on next page.

Continued from preceding page.

Pin No.	Pin Name	I/O Configuration	DCV(typ.)	ACV(typ.)	Remarks
17	2f <sub>SC</sub> OUT	Output 3k $\Omega$	5.0V	430mVp-p	CCD drive clock 2f <sub>SC</sub> output. LC are connected to prevent spurious interference and compensate stray capacitance. Left open or connected to V <sub>CC</sub> when not used.
18	XO OUT	E.F.	REC 3.1V PB 2.4V	REC 1.01Vp-p PB 680mVp-p	Crystal oscillator's crystal drive. Supplies f <sub>SC</sub> to servo circuit through resistor.
19	XO IN	Input REC 2k $\Omega$ PB 500 $\Omega$	4.0V	REC 1.04Vp-p PB 800mVp-p	Signal passed through crystal is applied. Not necessary to adjust free-running frequency at PB mode.
20	V <sub>CC</sub>		5.0V		
21	REC VIDEO IN	Input 15k $\Omega$	1.6V	REC 240mVp-p (burst level)	When pulled up to V <sub>CC</sub> using 4.7k $\Omega$ resistor and diode, APC loop not passed through comb filter can be supplied to phase detector.
22	SW PULSE IN LP CONTROL IN	PNP Tr. base input			SW pulse threshold is 1/2V <sub>CC</sub> . When the lowest potential of pulse on pin ② is 0.8V or less, SP/EP mode is entered; and when 1.3V or more, LP mode is entered.
23	CHROMA OUT	E.F. (sink current 1mA)	REC 2.4V PB Color 2.0V Killer 0V	REC 270mVp-p PB 390mVp-p (burst level)	REC: ACC'D AMP OUT  PB: PB CHROMA AMP OUT (to Y/C MIX)
24	PB AMP IN	Input 11.5k $\Omega$	PB 3.4V	120mVp-p (burst level)	Signal passed through comb filter is applied.

The application circuit diagrams and circuit constants herein are included as an example and provide no guarantee for designing equipment to be mass-produced.  
The information herein is believed to be accurate and reliable. However, no responsibility is assumed by SANYO for its use; nor for any infringements of patents or other rights of third parties which may result from its use.